

**PATENT**

Case Docket No. 36856.345

Date: September 6, 2000

BOX PATENT APPLICATION  
 ASSISTANT COMMISSIONER FOR PATENTS  
 Washington, D.C. 20231

Sir:

Transmitted herewith for filing is the patent application of:

**Inventor(s):** Masaya WAJIMA and Naoshi BAMOTO**For:** CHIP ELECTRONIC COMPONENTS AND MOUNTING STRUCTURE FOR THE SAME☐ Applicant(s) claim(s) benefit under 35 U.S.C. § 119(e) of United States provisional application No. \_\_\_\_\_ filed \_\_\_\_\_**Enclosed are:**

36 Pages of Specification

12 Sheet(s) of drawings ☐ formal ☒ informal☒ Declaration and Power of Attorney ☐ Will follow.☒ Form PTO-1595 and an Assignment of the invention to Murata Manufacturing Co., Ltd. of 26-10 Tenjin 2-chome, Nagaokakyo-shi, Kyoto-fu 617-8555, JAPAN ☐ Will follow☒ A certified copy of Japanese Patent Appln. No. 11-273144 filed on September 27, 1999, from which priority is claimed in the subject case pursuant to Rule 55b and 35 U.S.C. 119. ☐ Will follow.☐ A verified statement to establish small entity status under 37 CFR 1.9 and 37 CFR 1.27.☒ Information Disclosure Statement, Form PTO 1449, and 3 cited reference(s).☐ Change of Correspondence Address☐ Preliminary Amendment☒ General authorization/request to Petition for Extensions of Time☒ Return Postcard

FOR:	NO. FILED	NO. EXTRA	SMALL ENTITY RATE	SMALL ENTITY FEE		OTHER THAN SMALL ENTITY RATE	OTHER THAN SMALL ENTITY FEE
BASIC FEE	21	-20=	-0-	\$345.00	OR	X 18	\$690.00
TOTAL CLAIMS	2	-3=	-0-	\$	OR	X 78	\$18.00
INDEP CLAIMS				\$	OR	+ 260	\$-0-
MULTIPLE				\$	OR	TOTAL:	\$-0-
DEP CLAIMS							\$708.00
PRESENTED							

☐ Please charge my Deposit Account No. 50-1353 the amount of \$\_\_\_\_\_. A duplicate copy of this sheet is enclosed.☐ Check in the amount of \$\_\_\_\_\_ to cover the filing fee is enclosed.☒ Please charge my Credit Card the amount of \$708.00. Please see the enclosed Credit Card Payment Form (PTO-2038)☒ Check for \$40.00 covering the Assignment Recordation Fee is enclosed.☒ The Commissioner is hereby authorized to charge payment of the following fees associated with this communication or credit any overpayment to Deposit Account No. 50-1353. A duplicate copy of this sheet is enclosed.☒ Any additional filing fees required under 37 CFR 1.16.☒ Any patent application processing fees under 37 CFR 1.17.☐ The Commissioner is hereby authorized to charge payment of the following fees during the pendency of this application or credit any overpayment to Deposit Account No. 50-1353. A duplicate copy of this sheet is enclosed.☐ Any patent application processing fees under 37 CFR 1.17.☐ The issue fee set in 37 CFR 1.18 at or before mailing of the Notice of Allowance, pursuant to 37 CFR 1.311(b).☐ Any filing fees under CFR 1.16 for presentation or extra claims.

Respectfully submitted,



Christopher A. Bennett

Registration No. P46,710

**KEATING & BENNETT LLP**  
 10400 Eaton Place, Suite 312  
 Fairfax, VA 22030  
 Telephone: (703) 385-5200  
 Facsimile: (703) 385-5080

09/06/00  
13c813 U.S. PTO

PATENT

Docket No:36856.345

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re application of: Masaya WAJIMA et al.

For: CHIP ELECTRONIC COMPONENTS AND MOUNTING STRUCTURE FOR THE  
SAME

---

**CERTIFICATE OF MAILING**

BOX PATENT APPLICATION  
Assistant Commissioner for Patents  
Washington, D.C. 20231

Sir:


“EXPRESS MAIL” Mailing Label No.: EL631547380US

Date of Deposit: September 6, 2000

I hereby certify that an application for patent, including:

One-page cover sheet; 36 pages of Specification (which includes 21 claims and a one-page Abstract); 12 Sheets of formal Drawings; an executed Combined Declaration and Power of Attorney; a General Authorization/Request to Petition for Extensions of Time; a Credit Card Payment Form (PTO-2038) authorizing a charge to my credit card in the amount of \$708.00 to cover the filing fee; an executed Assignment document and Form PTO 1595, along with a Credit Card Payment Form (PTO-2038) authorizing a charge to my credit card in the amount of \$40.00 to cover the assignment recordation fee; a certified Priority Document; an Information Disclosure Statement including 3 references; a Transmittal Letter (Form PTO 1082); and Return Postcard are being deposited with the U.S. Postal Service “Express Mail Post Office to Addressee” service under 37 C.F.R. § 1.10 on the date indicated above and is addressed to the Assistant Commissioner for Patents, Box Patent Application, Washington, D.C. 20231.

Date of Deposit: September 6, 2000

  
Christopher A. Bennett

09656106-090600

Attorney Docket No. 36856.345

**CHIP ELECTRONIC COMPONENTS AND MOUNTING STRUCTURE FOR THE  
SAME**

BACKGROUND OF THE INVENTION

1. Field of the Invention

The present invention relates to a chip electronic component and a mounting structure therefor, for use with a piezoelectric resonator or a piezoelectric filter and, more particularly, the present invention relates to a chip electronic component and a mounting structure therefor with improved external electrodes provided on the outer surface of an electronic component element.

2. Description of the Related Art

Conventionally, various chip electronic components are used to achieve high-density mounting.

An example of the related art is disclosed in Japanese Unexamined Patent Application Publication No. 3-258107, which discloses a chip electronic component having a pair of external electrodes provided on both ends of a rectangular electronic component element. In this chip electronic component, the external electrodes located at both ends are arranged to be wound on the upper surface, a pair of side

0956106-090500

Japanese Unexamined Patent Application Publication No. 6-224681 discloses a chip piezoelectric resonant having three external electrodes on the outer surface of a piezoelectric resonant having a rectangular board shape. This chip piezoelectric resonator has a pair of external electrodes provided on both ends of the resonator so as to cover the upper surface, a pair of side surfaces, the lower surface and the end surfaces thereof, and the third external electrode is wound between the pair of external electrodes located on both ends so as to cover the upper surface, a pair of side surfaces and the lower surface thereof. In case where the lower surface is a surface on which the electronic component is mounted, the third external electrode is provided on the upper surface with a recessed portion and a projected portion, each having a width different from that of the remaining portion. The third electrode is arranged to take a capacitance out and so that a desired capacitance may be obtained by adjusting the size of a recessed portion and a projecting portion provided on

When the capacitance is increased, the width of the recessed portion and the projecting portion are increased as well, whereby it is situated closer to the external electrode on the other end. However, the width of the third external electrode on the lower surface (mounting surface) is reduced to prevent short-circuiting.

When the chip electronic component described in the related art section of Japanese Unexamined Patent

Application Publication NO. 3-258107 is mounted on the printed circuit board, the presence of the external electrodes on the side surfaces and the end surfaces of the electronic component element results in formation of a solder fillet thereon. In other words, a solder fillet is formed along the side surfaces and end surfaces of the electronic component element extending in a direction that is perpendicular to the printed circuit board. Therefore, the distances between adjacent chip electronic components cannot be reduced, and thus, high-density mounting is prevented.

Due to formation of the solder fillet, when warpage occurs on the printed circuit board, the chip electronic components are susceptible to a stress caused by the solder fillet. As a result, the bonded portions between the solder fillet and the chip electronic components are susceptible to separation. In addition, the costs of the external electrodes are increased because the external electrodes are arranged to cover the end surfaces in addition to the upper surface, the pair of side surfaces, and the lower surface.

On the other hand, in the chip electronic component disclosed in Japanese Unexamined Patent Application Publication No. 3-258107, the external electrodes do not cover the end surfaces. Therefore, the cost of the external electrodes is reduced in comparison with the chip electronic

09556106-095560

component disclosed in Japanese Unexamined Patent Application Publication No. 3-258107. However, because the three external electrodes are wound on the upper surface, the pair of side surfaces, and the lower surface of the electronic components, when component is mounted on the printed circuit board, solder tends to deposit along the portion of the external electrode located on the side surface of the electronic component elements and thereby forming solder fillets. Therefore, when warpage of the printed circuit board occurs in the direction of the width of the electronic component element, the chip electronic component is susceptible to an external stress caused by the solder fillets, thereby being susceptible to separation of the bonded portion between solder and the chip electronic components.

High density mounting is possible in the longitudinal direction because solder fillets are not formed on the end surfaces on both longitudinal ends of the electronic component element. However, in the direction of width, formation of solder fillets prevents high-density mounting.

In the chip electronic component disclosed in Japanese Unexamined Patent Application Publication No. 5-83074, the circuit provided in the electronic components is led to the bottom surface of the case substrate via a through hole electrode. Therefore, it is not necessary to provide the

009060" 90T 35960

external electrode on the side surfaces and the end surfaces of the case. As a result, the mounting density in the direction of both length and width of the electronic component is increased. In addition, since no external electrode exists on the side surfaces and the end surfaces of the case substrate, solder fillets are not formed. Thus, stress caused by warpage of the printed circuit board is reduced in the chip electronic component, thereby increasing stability of the bonded portion.

However, in this type of the chip electronic component, through hole electrodes must be formed on the case substrate, which increases the complexity of the manufacturing process of the case substrate. Further, the mechanical strength of the case substrate decreases due to formation of through hole electrodes.

#### SUMMARY OF THE INVENTION

To overcome the above-described problems, preferred embodiments of the present invention provide a chip electronic component and a mounting structure for the same that is not susceptible to stress caused by warpage of the substrate on which it is mounted, thereby ensuring a reliable electrical connection and a strong mechanical bond, and, further, simplifying the manufacture of the chip electronic component and mounting structure thereof, without

009050" 9079550



requiring complicated manufacturing processes.

A chip electronic component according to a first preferred embodiment of the present invention includes a circuit provided in the electronic component, an electronic component element having a lower surface and a pair of side surfaces, and a plurality of external electrodes arranged to extend over the lower surface and to at least one of the side surfaces of the electronic component element and electrically connected to the circuit therein, wherein each external electrode portion provided on the lower surface of the electric component element is provided with a narrow portion and a wide portion.

In a specific aspect of the chip electronic component according to the first preferred embodiment of the present invention, the relation  $L_1 < L_2 < L_3$  is preferably satisfied, where  $L_1$  is the width of the external electrode portion located on the side surface of the electric component element,  $L_2$  is the width of the narrow portion, and  $L_3$  is the width of the wide portion.

The chip electronic component according to a second preferred embodiment of the present invention preferably includes a circuit provided in the electronic component, an electronic component element having a lower surface and a pair of side surfaces, and a plurality of external electrodes arranged to extend over the lower surface and at

009060 9079560

In the first and second preferred embodiments of the present invention, electronic components having various functions can be used, however, in one specific preferred embodiment of the present invention, a piezoelectric resonant component is preferably constructed.

According to another preferred embodiment of the invention, the second case substrate is laminated on the

upper surface of the piezoelectric resonant element so as not to interfere with the vibration of the piezoelectric resonant element.

According to another preferred of the present invention, the chip electronic component is provided with a cap member mounted on the upper surface of the first case substrate such that it surrounds the piezoelectric resonant element.

The mounting structure of the chip electronic component according to preferred embodiments of the present invention includes a printed circuit board, and a chip electronic component according to preferred embodiments of the present invention mounted on the printed circuit board via a conductive bond, wherein the bonded portion provided by the conductive bond is located inside of the outer periphery of the chip electronic component as seen from the top of the chip electronic component.

Other features, characteristics, elements and advantages of the present invention will become apparent from the following description of preferred embodiments thereof with reference to the attached drawings.

#### BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is a perspective view showing a chip electronic

009060" 9079560

component according to a first preferred embodiment of the present invention;

Fig. 2 is an exploded perspective view showing a monolithic body of the chip electronic component according to the first preferred embodiment;

Fig. 3 is a plan view in schematic form showing a mounting structure using the chip electronic component according to the first preferred embodiment;

Figs. 4A to 4C are bottom views showing alternative variations of the chip electronic component according to the first preferred embodiment;

Fig. 5 is a perspective view showing another alternative variation of the chip electronic component according to the first preferred embodiment;

Fig. 6 is a perspective view showing still another alternative variation of the chip electronic component according to the first preferred embodiment;

Fig. 7 is a perspective view showing still another alternative variation of the chip electronic component according to the first preferred embodiment;

Fig. 8 is an exploded perspective view showing a monolithic body of the chip electronic component according to the alternative variation shown in Fig. 7;

Fig. 9 is a perspective view of the chip electronic component according to a second preferred embodiment of the

009050 90799900

present invention;

Fig. 10 is a perspective view showing an alternative variation of the chip electronic component according to the second preferred embodiment;

Fig. 11 is a perspective view showing another alternative variation of the chip electronic component according to the second preferred embodiment:

Fig. 12 is an exploded perspective view showing still another alternative variation of the chip electronic component; and

Fig. 13 is a perspective view showing still another alternative variation of the chip electronic component to which the invention is applied.

#### DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS

Referring now to the drawings, the chip electronic component and the mounting structure thereof according to preferred embodiments of the present invention will be described.

Fig. 1 is a perspective view showing the chip electronic component according to a first preferred embodiment of the present invention. The chip electronic component 1 includes a monolithic body 5 formed by laminating the case substrates 3 and 4 on both sides of piezoelectric resonant element 2 as an electronic component

009060-9075960

element. The monolithic body 5 is shown in an exploded perspective view in Fig. 2. The piezoelectric resonant element 2 includes a substantially rectangular plate shaped piezoelectric board 6 of a piezoelectric ceramic, such as lead zirconate titanate ceramic. The piezoelectric board 6 is polarized in the direction of the thickness. In the approximate center of the upper surface of the piezoelectric board 6, a first vibrating electrode 7a is provided, and in the approximate center of the lower surface, a second vibrating electrode 8a is provided. The vibrating electrodes 7a and 8a are opposed to each other on the upper side and the lower side with the piezoelectric board 6 therebetween.

The vibrating electrode 7a is connected to a terminal electrode 7c via an extending electrode 7b. The vibrating electrode 8a is electrically connected to a terminal electrode 8c via an extending electrode 8b.

The first case substrate 3 is laminated on the upper surface of the piezoelectric resonant element 2, and the second case substrate 4 is laminated on the lower surface of the piezoelectric resonant element 2. As is apparent from Fig. 2, a recess portion 4a is provided on the upper surface of the case substrate 4. The same recess portion is also formed on the lower surface of the case substrate 3, though it is not shown specifically. The recess portion 4a is

provided for defining a space for allowing for free and unhindered vibrations of the piezoelectric vibrating portion of the energy-trap type produced by the vibrating electrodes 7a and 8a.

Therefore, the monolithic body 5 acts as an energy trap type piezoelectric resonant component using a perpendicular vibrating mode by applying an alternating voltage between the terminal electrodes 7c and 8c.

As is apparent from Fig. 2, the terminal electrodes 7c and 8c are arranged to extend to both end portions along the width thereof.

Returning to Fig. 1, the outer surface of the monolithic body 5 is provided with first and second external electrodes 9 and 10. The external electrodes 9 and 10 are preferably substantially ring-shaped so as to wrap around the upper surface, a pair of side surfaces and the lower surface of the monolithic body 5.

The external electrodes 9 and 10 are preferably formed by applying Cu or Ag by thin film formation such as vapor deposition, plating or sputtering, or by thick film plating, or other suitable process.

The external electrodes 9 and 10 are electrically connected to the terminal electrodes 7c or 8c at an external electrode portion located on the side surface.

The external electrodes 9 and 10 are configured to

009660" 90795960

In the chip electronic component 1 of this preferred embodiment, the relationship  $L_1 < L_2 < L_3$  is satisfied, where  $L_2$  is the width of the narrow portions 9a and 10a, and  $L_3$  is the width of the wide portions 9b and 10b.

The chip electronic component 1 of this preferred embodiment is mounted on the printed circuit board with the lower surface of the chip electronic component 1 contacting the printed circuit board. In this case, since there are wide portions 9b and 10b provided on the lower surface, an excess of solder deposited on the portion of the external electrode 9 and 10 located on the lower surface of the chip electronic component 1 is deposited on the wide portions 9b and 10b. Therefore, as shown in a plan view shown



schematically in Fig. 3, solder 11 and 12 is not deposited outside of the side surface of the chip electronic component 1 in a mounted structure. Especially, since the narrow portions 9a, 9a, 10a, and 10a are provided on the sides of the wide portions 9b and 10b, the tendency of the melted solder to flow toward the narrow portions 9a and 10a is substantially reduced.

Therefore, when mounted on a printed circuit board, since solder is not deposited in portions of the external electrodes 9 and 10 located on the side surfaces of the chip electronic component 1, formation of solder fillets on those portions is prevented. In this way, no solder fillets exist along the length and width of the chip electronic component 1, thereby enabling increased mounting density.

Where solder fillets are formed, the chip electronic component is susceptible to a stress caused by warpage of the printed circuit board. However, the chip electronic components 1 according to this preferred embodiment has no solder fillets existing thereon, therefore stress caused by warpage of the printed circuit board is greatly reduced, and thereby reliability of bonding is substantially increased.

In addition, the formation of the narrow portions 9a and 10a and the wide portions 9b and 10b does not require a complicated process on the case substrates 3 and 4, so that the case substrates 3 and 4 are easily manufactured.

009060" 90T5960

Unlike the chip electronic component of the prior art in which a through hole is formed in the case substrate, because no mechanical process is performed on the case substrates 3, there is no reduction of the mechanical strength.

While the wide portions 9b and 10b of the chip electronic component 1 according to the first preferred embodiment are preferably substantially rectangular, the wide portion may also be configured in other suitable shapes.

Figs. 4A to 4C are bottom views showing alternative variations of the configuration of the wide portions.

In the chip electrode component 12 shown in Fig. 4A, the external electrodes 9 and 10 are provided across the bottom surface 12a, and the external electrodes 9 and 10 are provided with a pair of wide portions 9b, 9b, 10b, and 10b in the approximately central portion between longitudinal sides of the chip electrode component 12. In this way, it is also possible to form a plurality of wide portions on one external electrode.

In the chip electronic component 13 shown in Fig. 4B, wide portions 9c and 10c being almost semicircular in plan view are provided on the bottom surface 13a thereof.

In the chip electronic component 14 shown in Fig. 4C, wide portions 9d and 10d being almost triangular in plan view are provided on the bottom surface 14a thereof.

Fig. 5 is a perspective view showing another alternative variation of the chip electronic components according to the first preferred embodiment. While the external electrodes 9 and 10 are provided on the chip electronic components 15 shown in Fig. 5 to be wound on the upper surface, the pair of side surfaces and the lower surface of the monolithic body 5, the external electrodes 9 and 10 are provided on the upper surface and the pair of side surfaces of the monolithic body 5 so as to extend to the ends thereof. Other elements are provided in the same manner as in the first preferred embodiment. In this way, the external electrodes 9 and 10 are provided on the upper surface and the pair of side surfaces of the monolithic body 5 so as to extend to the ends thereof.

Fig. 6 is a perspective view showing another alternative variation of the chip electronic component 1. In the chip electronic component 16, the external electrodes 9A and 10A are arranged to extend over the upper surface 5a, end surfaces 5c and 5d, and the lower surface 5b of the monolithic body 5. In other words, the external electrodes 9 and 10 do not extend over the side surface. Therefore, since the external electrodes 9 and 10 are arranged to extend from the upper surface via the end surface to the lower surface, respectively, the longitudinal direction of the external electrode is defined to be the direction

009060" 90T5560

In the chip electronic component 17 of another alternative variation shown in Fig. 7, first, second and third external electrodes 18 to 20 are provided. The external electrodes 18 to 20 are provided in a similar manner as the chip electronic components 9 and 10 according to the first preferred embodiment. In other words, the external electrodes 18 and 20 have narrow portions 18a, 18a, 20a, and 20a, and wide portions 18b and 20b at the portions located on the lower surface of the chip electronic

component 17. On the other hand, the external electrode 19 located between the external electrodes 18 and 29 has narrow portions 19a, and a wide portion 19b on the lower surface of the chip electronic component 17. The wide portion 19b is preferably substantially rectangular in plan view, but, unlike wide portions 18b and 20b, wide portion 19b projects toward both sides along the length of the chip electronic component 17.

Therefore, as in the chip electronic component 1 of the first preferred embodiment, the external electrodes 17 to 19 have narrow portions and wide portions respectively, formation of solder fillets is prevented and thereby the mounting density is substantially increased, and the bonding stability is substantially improved when mounted onto the printed circuit board.

The electronic component element 21 used in the chip electronic component 17 is shown in a perspective view in Fig. 8. The electronic component element 21 is an energy trap type piezoelectric filter using the perpendicular vibrating mode. The electronic component element 21 is provided with a pair of vibrating electrodes 23a and 24a on the upper surface of the piezoelectric board 22. The vibrating electrode 23a is electrically connected to a terminal electrode 23b provided at one corner portion of the piezoelectric board 22, and the vibrating electrode 24a is

electrically connected to the terminal electrode 24b formed at another corner portion. The lower surface of the piezoelectric board 22 is provided with a common vibrating electrode 25a thereon. The common vibrating electrode 25a is connected to a terminal electrode 25b provided in an approximately central portion of the longitudinal edge of the piezoelectric board 22.

The terminal electrodes 24b, 23b are electrically connected to the external electrodes 18 and 20 described above, respectively, and the terminal electrode 25b is electrically connected to the external electrode 19.

In the chip electronic component 17, the electronic component element is not limited to the electronic component element 21 shown in Fig. 8, and any appropriate piezoelectric element of three-terminal type may be used.

Fig. 9 is a perspective view showing a chip electronic component according to a second preferred embodiment of the present invention. The chip electronic component 31 is provided with a monolithic body 5 having a circuit that defines an electronic component therein. The monolithic body 5 preferably has substantially the same structure as the monolithic body of the first preferred embodiment. In other words, it includes case substrates 3 and 4 mounted on both surfaces of the piezoelectric resonant element 2.

In this preferred embodiment, first and second

09655106-090600

The chip electronic component 31 of the present preferred embodiment is formed in such that the width  $L_3$  of the external electrode portion 32a and 33a on the lower surface of the monolithic body 5 is greater than the width  $L_1$  of the external electrode portion located on the pair of side surfaces of the monolithic body 5.

Since the widths of the external electrode portions L<sub>3</sub> are increased, the areas of the external electrode portions 32a and 33a are also increased, and therefore melted solder remains on the lower surface of the monolithic body 5, which

is bonded to the electrodes (not shown) on the printed circuit board.

Therefore, since solder is not deposited on the external electrode portion located on the side surface of the monolithic body 5, formation of solder fillets is reliably prevented. Consequently, the mounting density is increased and the reduced bonding strength caused by solder fillets is prevented as in the first preferred embodiment.

Fig. 10 is a perspective view showing the alternative variation of the chip electronic component according to the second preferred embodiment. The chip electronic component 34 shown in Fig. 10 is provided with external electrodes 32A and 33A on the upper surface and the pair of side surfaces of the monolithic body 5 so as to extend to the shorter ends thereof. In other respects the external electrodes 32A and 33A are the same as the chip electronic component 31 shown in Fig. 9.

Fig. 11 is a perspective view of still another alternative variation of the chip electronic component 31 according to the second preferred embodiment. The chip electronic component 35 is provided with a first to third external electrodes 36 to 38 provided on the outer surface of the monolithic body 5. The monolithic body 5 is constructed in the same manner as the chip electronic component 17 shown in Fig. 7.



Variable	Mean	SD	Min	Max
Age	34.5	10.2	18	65
Gender	0.5	0.5	0	1
Marital status	0.6	0.5	0	1
Education	12.5	1.5	9	16
Income	1.2	0.8	0.5	2.5
Health status	1.5	0.5	1	2
Stress level	2.5	1.0	1	4
Life satisfaction	3.5	1.0	1	5
Work-life balance	2.0	0.8	1	3
Family support	1.8	0.7	1	3
Community support	1.5	0.6	1	3
Work environment	2.2	0.9	1	4
Health insurance	1.0	0.5	0	1
Retirement plan	0.8	0.4	0	1
Job security	1.2	0.6	0	2
Work-life balance	2.0	0.8	1	3
Family support	1.8	0.7	1	3
Community support	1.5	0.6	1	3
Work environment	2.2	0.9	1	4
Health insurance	1.0	0.5	0	1
Retirement plan	0.8	0.4	0	1
Job security	1.2	0.6	0	2

Variable	Mean	SD	Min	Max
Age	34.5	10.2	18	65
Gender	0.5	0.5	0	1
Marital status	0.6	0.5	0	1
Education	12.5	1.5	9	16
Income	1.2	0.8	0.5	2.5
Health status	1.5	0.5	1	2
Stress level	2.5	1.0	1	4
Life satisfaction	3.5	1.0	1	5
Work-life balance	2.0	0.8	1	3
Family support	1.8	0.7	1	3
Community support	1.5	0.6	1	3
Work environment	2.2	0.9	1	4
Health insurance	1.0	0.5	0	1
Retirement plan	0.8	0.4	0	1
Job security	1.2	0.6	0	2
Work-life balance	2.0	0.8	1	3
Family support	1.8	0.7	1	3
Community support	1.5	0.6	1	3
Work environment	2.2	0.9	1	4
Health insurance	1.0	0.5	0	1
Retirement plan	0.8	0.4	0	1
Job security	1.2	0.6	0	2

Variable	Mean	SD	Min	Max
Age	34.5	10.2	18	65
Gender	0.5	0.5	0	1
Marital status	0.6	0.5	0	1
Education	12.5	1.5	9	16
Income	1.2	0.8	0.5	2.5
Health status	1.5	0.5	1	2
Stress level	2.5	1.0	1	4
Life satisfaction	3.5	1.0	1	5
Work-life balance	2.0	0.8	1	3
Family support	1.8	0.7	1	3
Community support	1.5	0.6	1	3
Work environment	2.2	0.9	1	4
Health insurance	1.0	0.5	0	1
Retirement plan	0.8	0.4	0	1
Job security	1.2	0.6	0	2
Work-life balance	2.0	0.8	1	3
Family support	1.8	0.7	1	3
Community support	1.5	0.6	1	3
Work environment	2.2	0.9	1	4
Health insurance	1.0	0.5	0	1
Retirement plan	0.8	0.4	0	1
Job security	1.2	0.6	0	2

Variable	Mean	SD	Min	Max
Age	34.5	10.2	18	65
Gender	0.5	0.5	0	1
Marital status	0.6	0.5	0	1
Education	12.5	1.5	9	16
Income	1.2	0.8	0.5	2.5
Health status	1.5	0.5	1	2
Stress level	2.5	1.0	1	4
Life satisfaction	3.5	1.0	1	5
Work-life balance	2.0	0.8	1	3
Family support	1.8	0.7	1	3
Community support	1.5	0.6	1	3
Work environment	2.2	0.9	1	4
Health insurance	1.0	0.5	0	1
Retirement plan	0.8	0.4	0	1
Job security	1.2	0.6	0	2
Work-life balance	2.0	0.8	1	3
Family support	1.8	0.7	1	3
Community support	1.5	0.6	1	3
Work environment	2.2	0.9	1	4
Health insurance	1.0	0.5	0	1
Retirement plan	0.8	0.4	0	1
Job security	1.2	0.6	0	2

42a into which the piezoelectric filter element 43 is disposed. On the outer surface of the substantially rectangular electronic component, first, second and third external electrodes 45 to 47 are provided. The external electrodes 45 to 47 are electrically connected to the piezoelectric filter element 43 disposed therein. The external electrodes 45 to 47 are respectively provided to extend over the upper surface, the pair of side surfaces and the lower surface of the case, and the external electrode portion extending to the lower surface is provided in the same manner as in the first and second preferred embodiments.

The chip electronic component 48 shown in Fig. 13 is provided with a piezoelectric resonant component, not shown specifically, mounted on a first case substrate 49, and a second case substrate in the form of a cap 50 is bonded to the case substrate 49 so as not to interfere with the vibration of the piezoelectric resonant component in such a manner that it surrounds the piezoelectric resonant component. The case substrate 49 is provided with external electrodes 51 to 53 electrically connected to the piezoelectric resonant component provided thereon. The external electrodes 51 to 53 are provided to extend from the upper surface via the side surface to the lower surface, and the external electrode portion on the lower surface is formed in the same manner as in the first and second

preferred embodiments.

In this way, the chip electrode component to which the present invention is applied is not limited to the chip electrode component including case substrates laminated on the upper surface and the lower surface of the electric component element, and it is generally applied to chip electronic components using various types of case materials.

While the chip electronic components according to the first and second preferred embodiments are provided with external electrodes on the upper surface of the electronic component elements, the chip electronic components according to the first and second preferred embodiments of the present invention may not be provided with external electrodes on their upper surfaces. It is not necessary to form the external electrode so as to extend over both of the pair of side surfaces. In other words, as far as the external electrode is formed over one side surface and the lower surface, the mounting density is increased and the stability of bonding is substantially improved as in the first and second preferred embodiment by providing the wide portion on the external electrode portion located on the lower surface of the electronic component element, or by configuring the external electrodes to have a width on the portion located on the lower surface to be wider than the width of the external electrode portion located on the side surface.

009060" 9079960

The chip electronic component according to preferred embodiments of the present invention is not limited to one using the piezoelectric resonant element as described above, but is also applicable to various monolithic ceramic electrical components such as a monolithic capacitor or a monolithic thermister, or to various composite components such as LC components including a condenser and an inductor assembled together. In other words, the present invention may be applied to any appropriate electronic components having on its outer surface an external electrode to be used when being mounted onto the printed circuit board.

In the chip electronic component according to the first preferred embodiment of the present invention, a plurality of external electrodes extending over the side surfaces to the lower surface of the electronic component element are provided with the external electrode portion on the lower surface of the electronic component element having wide portions, so that an excess of solder remains on the wide portion and its tendency to flow to the narrow portions when being mounted to the printed circuit board by soldering is greatly reduced. Even when solder does flow to the narrow portion, it is only small amount of solder and therefore melted solder does not deposit on the side surface of the electronic component. Therefore, formation of solder fillets is reliably prevented.

009060" 9079960

Since solder fillets are not formed on the side surfaces, the mounting density is substantially increased. In addition, in case where solder fillets are present on the chip electronic component, stress caused by warpage of the printed circuit substrate when it is being mounted on the printed circuit substrate is created. However, since solder fillets are not formed on the chip electronic component according to the first preferred embodiment of the present invention, the bonded portion is not separated by this stress. Therefore, the bonding strength of the external electrode in the mounted state is substantially improved.

In addition, since the mounting density and the bonding strength are substantially improved by modifying the configuration of the external electrodes, or in other words, since the case substrate has such a simple construction, increased costs of producing the chip electronic component are prevented.

In the chip electronic component according to the first preferred invention, when the relationship  $L_1 < L_2 < L_3$  is satisfied, the width of the external electrode portion on the side surface of the electronic component element is less than the width  $L_2$  of the narrow portion. Therefore, even when a small amount of melted solder flows to the narrow portion, this melted solder does not reach the external electrode portion on the side surface, thereby formation of

solder fillets is further reliably prevented.

In the chip electronic component according to the second preferred embodiment of the present invention, a plurality of external electrodes extending over the lower surface and the side surfaces of the electronic component element are provided such that each external electrode portion located on the lower surface of the electronic component element has a substantially uniform width from one shorter end to the other shorter end, and that the width  $L_3$  of the external electrode portion on the lower surface is greater than the width  $L_1$  of the external electrode portion located on the side surfaces of the electronic component. Therefore, melted solder remains on the external electrode portion located on the lower surface of the electronic component element when being mounted on the printed circuit board, as in the case of the chip electronic component according to the first preferred embodiment of the present invention. Consequently, formation of solder fillets is reliably prevented.

Therefore, the mounting density is substantially increased and bonding stability in the state of being mounted is achieved as in the case of the chip electronic component according to the first preferred embodiment. In addition, since the mounting density and the bonding strength are achieved only by modifying the configuration of

The chip electronic components according to the first and second preferred embodiments of the present invention may be applied to the chip electronic components using various types of electronic component elements, and when a piezoelectric resonant element is used as an electronic component element, the high-density mounting is achieved and a chip piezoelectric resonant component having a satisfactory bonding strength is provided according to the present invention.

In this case, a chip piezoelectric resonant component in which high-density mounting and a reliable bonding are achieved by using the piezoelectric resonant component including a piezoelectric resonant element and a first case substrate bonded on at least one surface of the piezoelectric resonant element so as not to interfere with the vibration of the piezoelectric resonant element, and by forming an external electrode on the first case substrate according to the present invention.

When the second case substrate is laminated so as not to interfere with the vibration of the piezoelectric resonant element on the upper surface of the piezoelectric resonant element, a chip piezoelectric resonant component of laminated type is provided.

When a cap member is mounted on the upper surface of the first case substrate in such a manner that it surrounds the piezoelectric resonant element, a chip electronic component with a cap in which the mounting density and the bonding stability is substantially improved is provided according to various preferred embodiments of the present invention.

In the mounting structure of the chip electronic component according to preferred embodiments of the present invention, the chip electronic component according to preferred embodiments of the present invention is mounted on the printed circuit board. In this case, the portion bonded by a conductive bond is located within the outer periphery of the chip electronic component as seen from the top of the chip electronic component, thereby significantly increasing the mounting density.

While preferred embodiments of the invention have been disclosed, various modes of carrying out the principles disclosed herein are contemplated as being within the scope of the following claims. Therefore, it is understood that the scope of the invention is not to be limited except as otherwise set forth in the claims.

009050" 90T 95950



WHAT IS CLAIMED IS:

1. A chip electronic component comprising:  
a circuit;  
an electronic component element having a lower surface and a pair of side surfaces; and  
a plurality of external electrodes arranged to extend over the lower surface and at least one of the side surfaces of said electronic component element and electrically connected to the circuit therein; wherein  
said each external electrode portion provided on the lower surface of the electric component element is provided with a narrow portion and a wide portion.
2. The chip electronic component according to claim 1, wherein the relationship  $L_1 < L_2 < L_3$  is satisfied, where  $L_1$  is the width of the external electrode portion located on said at least one of the side surfaces of said electric component element,  $L_2$  is the width of said narrow portion, and  $L_3$  is the width of said wide portion.
3. The chip electronic component according to claim 1, wherein said wide portion is substantially rectangular.
4. The chip electronic component according to claim 1,

009060 9079960

5. The chip electronic component according to claim 1,  
wherein the wide portion is substantially triangular.

7. The chip electronic component according to claim 1, wherein said electronic component element includes a piezoelectric resonant element.

9. The chip electronic component according to claim 8, further comprising the second case substrate laminated on the upper surface of said piezoelectric resonant element so as not to hinder the vibration of the piezoelectric resonant element.

10. The chip electronic component according to claim 7, wherein said electronic component element further comprises a first case member and a second case member surrounding said piezoelectric resonant element.

11. The chip electronic component according to claim 8, wherein a recess is provided in the first case substrate.

12. The chip electronic component according to claim 9, wherein a recess is provided in the second case substrate.

13. A mounting structure of a chip electronic component comprising a chip electronic component mounted on said printed circuit board via a conductive bond according to claim 1, wherein the bonded portion defined by a conductive bond is located inside of the outer periphery of the chip electronic component as seen from the top of the chip electronic component.

14. A chip electronic component comprising:  
a circuit;

an electronic component element having a lower surface and a pair of side surfaces; and

a plurality of external electrodes arranged so as to extend over the lower surface and at least one of the side

009060-9079550

surfaces of said electronic component element and electrically connected to the circuit therein;

wherein each external electrode portion on the lower surface of the electronic component element is arranged to have an almost uniform width from one longitudinal end to the other, and satisfies the relation  $L_1 < L_3$ , where  $L_3$  is the width of the external electrode portion on the lower surface of the electronic component element, and  $L_1$  is the width of the external electrode portion formed on the side surface of the electronic component element.

15. The chip electronic component according to claim 14, wherein said electronic component element includes a piezoelectric resonant element.

16. The chip electronic component according to claim 15, further comprising a first case substrate bonded to at least one side surface of said piezoelectric resonant element so as not to hinder the vibration of the piezoelectric resonant element.

17. The chip electronic component according to claim 16, further comprising the second case substrate laminated on the upper surface of said piezoelectric resonant element so as not to hinder the vibration of the piezoelectric

005060.09000

resonant element.

18. The chip electronic component according to claim 15, wherein said electronic component element further comprises a first case member and a second case member surrounding said piezoelectric resonant element.

19. A mounting structure of a chip electronic component comprising a chip electronic component mounted on said printed circuit board via a conductive bond according to claim 14, wherein the bonded portion defined by the conductive bond is located inside of the outer periphery of the chip electronic component as seen from the top of the chip electronic component.

20. The chip electronic component according to claim 16, wherein a recess is provided in the first case substrate.

21. The chip electronic component according to claim 17, wherein a recess is provided in the second case substrate.

009060 907 9550


ABSTRACT OF THE DISCLOSURE

A chip electronic component capable of being mounted with high density while preventing separation of bonded portions caused by solder fillets without requiring a case member having a complicated structure is provided at a low cost. The chip electronic component includes an electronic component element board including a circuit that defines an electronic component therein and having a pair of side surfaces and a lower surface, and a plurality of external electrodes extending over at least one of the side surface and the lower surface of the electronic component element and being electrically connected to the circuit provided therein. The electrode portion provided on the lower surface of the monolithic body as an electronic component element of each external electrode is provided with narrow portions and wide portions provided thereon, and the narrow portion continues to the external electrode portion provided on the side surface thereof.

009050-9079550


【書類名】 図面

【図1】 FIG. 1



009060" 90795950


【図2】 FIG. 2



009060" 90T99960






【図3】 FIG. 3




009050 9075560

【図4】




005060" 50795960

【図5】 FIG. 5




009060-90195960


~~図6~~ FIG. 6



~~【図7】~~ FIG. 7




~~【図8】~~ FIG. 8






【図10】 FIG. 10



009060" 90799960


~~【図11】~~ FIG. 11



009060" 90F95960




~~【図12】~~ FIG. 12



009060" 90T999960

~~【図13】~~ FIG. 13



009060-30F95960

Attorney Docket No. 36856.345

### DECLARATION FOR PATENT APPLICATION

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name.

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled **CHIP ELECTRONIC COMPONENTS AND MOUNTING STRUCTURE FOR THE SAME** the specification of which is attached hereto unless the following box is checked:

☐ was filed on \_\_\_\_\_ as United States Application Number or PCT International Application Number \_\_\_\_\_ and was amended on \_\_\_\_\_ (if applicable).

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information which is material to patentability as defined in 37 CFR § 1.56.

I hereby claim foreign priority benefits under 35 U.S.C. § 119(a)-(d) or § 365(b) of any foreign application(s) for patent or inventor's certificate, or § 365(a) of any PCT International application which designated at least one country other than the United States, listed below and have also identified below any foreign application for patent or inventor's certificate, or PCT International application having a filing date before that of the application on which priority is claimed.

Prior Foreign Application(s)	Priority Date	Priority Claimed
<u>11-273144</u> (Number)	<u>JAPAN</u> (Country) (PCT)	<u>September 27, 1999</u> (Day/Month/Year Filed)
		Yes <input checked="" type="checkbox"/> No <input type="checkbox"/>

I hereby claim the benefit under 35 U.S.C. § 119(e) of any United States provisional application(s) listed below.

_____ (Application Number)	_____ (Filing Date)
-------------------------------	------------------------

_____ (Application Number)	_____ (Filing Date)
-------------------------------	------------------------

I hereby claim the benefit under 35 U.S.C. § 120 of any United States application(s), or § 365(c) of any PCT International application designating the United States, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT International application in the manner provided by the first paragraph of 35 U.S.C. § 112, I acknowledge the duty to disclose information which is material to patentability as defined in 37 CFR § 1.56 which became available between the filing date of the prior application and the national or PCT International filing date of this application.

_____ (Application Number)	_____ (Filing Date)	_____ (Status - patented, pending, abandoned)
-------------------------------	------------------------	--

009060-90195950

(Application Number)

(Filing Date)

(Status - patented, pending, abandoned)

I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and to transact all business in the Patent and Trademark Office connected therewith:

Joseph R. Keating, Reg. No. 37,368  
Christopher A. Bennett, Reg. No. 46,710

Address all correspondence to: Keating & Bennett LLP  
10400 Eaton Place, Suite 312  
Fairfax, VA 22030  
(703) 385-5200

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Full name of first inventor (given name, family name) Masaya WAJIMA  
Inventor's signature Masaya Wajima Date August 30, 2000  
Residence Shinminato-shi, Toyama-ken, Japan Citizenship Japan  
Post Office Address c/o Murata Manufacturing Co., Ltd., 26-10, Tenjin 2-chome, Nagaokakyo-shi, Kyoto-fu Japan

Full name of second inventor (given name, family name) Naoshi BAMOTO  
Inventor's signature Naoshi Bamoto Date August 30, 2000  
Residence Toyama-shi, Toyama-ken, Japan Citizenship Japan  
Post Office Address c/o Murata Manufacturing Co., Ltd., 26-10, Tenjin 2-chome, Nagaokakyo-shi, Kyoto-fu Japan

009060 90735960